The Influence of ZnO Layer Thickness on the Performance and Electrical Bias Stress Instality in ZnO Thin Film Transistors

Simple item page
dc.cclicenceCC-BYen
dc.contributor.authorNgwashi, D. K.
dc.contributor.authorMih, T. A.
dc.contributor.authorCross, R. B. M.
dc.date.acceptance2020-01-23
dc.date.accessioned2020-02-03T11:40:41Z
dc.date.available2020-02-03T11:40:41Z
dc.date.issued2020-01-23
dc.descriptionUniversity of Buea supported the first author during the writing of this manuscript Open access articleen
dc.description.abstractThin Film Transistors (TFTs) are the active elements for future large area electronic applications, in which low cost, low temperature processes and optical transparency are required. Zinc oxide (ZnO) thin film transistors (TFTs) on SiO2/n+-Si substrate are fabricated with the channel thicknesses ranging from 20 nm to 60 nm. It is found that both the performance and gate bias stress related instabilities of the ZnO TFTs fabricated were influenced by the thickness of ZnO active channel layer. The effective mobility was found to improve with increasing ZnO thickness by up to an order in magnitude within the thickness range investigated (20 – 60 nm). However, thinner films were found to exhibit greater stability in threshold voltage and turn-on voltage shifts with respect to both positive and negative gate bias stress. It was also observed that both the turn on voltage (Von) and the threshold voltage (VT) decrease with increasing channel thickness. Moreover, the variations in subthreshold slope (S) with ZnO thickness as well as variations in VT and Von suggest a possible dependence of trap states in the ZnO on the ZnO thickness. This is further correlated by the dependence of VT and Von instabilities with gate bias stress.en
dc.funderNo external funderen
dc.identifier.citationNgwashi, D.K., Mih, T.A. and Cross, R.B.M. (2020). The influence of ZnO layer thickness on the performance and electrical bias stress instability in ZnO thin film transistors. Materials Research Express. ‌en
dc.identifier.doihttps://doi.org/10.1088/2053-1591/ab6eee
dc.identifier.urihttps://dora.dmu.ac.uk/handle/2086/19098
dc.language.isoenen
dc.peerreviewedYesen
dc.publisherIOP Publishingen
dc.researchinstituteInstitute of Engineering Sciences (IES)en
dc.subjectThin Film Transistorsen
dc.subjectZnOen
dc.subjectinstabilityen
dc.titleThe Influence of ZnO Layer Thickness on the Performance and Electrical Bias Stress Instality in ZnO Thin Film Transistorsen
dc.typeArticleen

Files

Original bundle
Now showing 1 - 1 of 1
Thumbnail Image
Name:
Ngwashi+et+al_2020_Mater._Res._Express_10.1088_2053-1591_ab6eee.pdf
Size:
979.52 KB
Format:
Adobe Portable Document Format
Description:
Main Article
Download
License bundle
Now showing 1 - 1 of 1
No Thumbnail Available
Name:
license.txt
Size:
4.2 KB
Format:
Item-specific license agreed upon to submission
Description:
Download

Collections

School of Engineering and Sustainable Development