Show simple item record

dc.contributor.authorCau, A. (Antonio)
dc.contributor.authorZedan, Hussein
dc.contributor.authorColeman, Nick
dc.contributor.authorMoszkowski, B. C.
dc.date.accessioned2005-09-05T19:09:57Z
dc.date.available2005-09-05T19:09:57Z
dc.date.issued1996
dc.identifier.citationCau, Antonio, Zedan, Hussein, Coleman, Nick and Moszkowski, Ben, Using ITL and Tempura for large scale specification and simulation. In: Proceedings of the fourth Euromicro Workshop on Parallel and Distributed Processing - PDP '96 -, January 24-26, 1996, Braga, Portugal. Los Alamitos, Calif.: IEEE Computer Society Press, 1996, pp 493-500en
dc.identifier.isbn0818673761
dc.identifier.otherIR/2005/19
dc.identifier.urihttp://hdl.handle.net/2086/42
dc.description.abstractITL and Tempura are used for respectively the formal specification and simulation of a large scale system, namely the general purpose multi-threaded dataflow processor EP/3. This paper shows that this processor can be specified concisely within ITL and simulated with Tempura. But it also discusses some problems encountered during the specification and simulation, and indicates what should be added to solve those problems.en
dc.description.sponsorshipSupported by EPSRC Research Grant GR/K25922en
dc.description.statementofresponsibilityNick Coleman - full name J. Nick Coleman
dc.format.extent265957 bytes
dc.format.extent458226 bytes
dc.format.mimetypeapplication/pdf
dc.format.mimetypeapplication/postscript
dc.language.isoenen
dc.publisherIEEEen
dc.relation.ispartofseriesSTRLen
dc.relation.ispartofseries1996-1en
dc.subjectEPSRCen
dc.titleUsing ITL and Tempura for large scale specification and simulation.en
dc.typeBook chapteren
dc.identifier.doihttp://dx.doi.org/10.1109/empdp.1996.500624
dc.researchgroupSoftware Technology Research Laboratory (STRL)


Files in this item

Thumbnail
Thumbnail

This item appears in the following Collection(s)

Show simple item record