Browsing School of Engineering and Sustainable Development by Subject "negative gate bias stress"
Now showing items 1-1 of 1
High-temperature electrical and thermal aging performance and application considerations for SiC power DMOSFETs (Article)The temperature dependence and stability of three different commercially-available unpackaged SiC Dmosfets have been measured. On-state resistances increased to 6 or 7 times their room temperature values at 350 °C. Threshold ...